Si-based single-electron tunneling (SET) devices have of late become an important alternative to the metal-based ones, both for ultralarge scale integration (ULSI) electronics and for electrical metrology. We have very recently been designing, fabricating, and measuring SET turnstiles, pumps, and charge-coupled devices using tunable barriers in silicon. Having shown the potential of these devices, we wish to understand the error mechanisms which may manifest themselves, and to predict the level of these errors, in order to decide how feasible these devices will be. In this paper, we devote a substantial amount of analysis to the consideration of the "dynamical" error mechanism. This particular error considers how electrons split up as the barrier is raised, or alternatively how the Coulomb blockade is formed. We then consider a wide variety of other errors, including thermal, frequency, leakage, and heating errors. We show the dependence of the error rate on each of those mechanisms, and predict maxima or minima for the corresponding parameters. In the conclusion, we discuss the various advantages Si-based turnstiles or pumps would offer with respect to the metal-based ones.
I. INTRODUCTION AND MOTIVATION
In the past decade, single-electron tunneling (SET) devices 1 have been proposed for applications in both integrated microelectronics and in electrical metrology. In both cases, these applications often depend on the ability of SET pumps or turnstiles to move charge in units of just one e. For instance, for use in logic circuits, 2 the common element is a memory node which has a counted number of electrons placed onto it. In metrology, the obvious application is as a current source, with a value of I = ef; here, I is the current, e is the electron's charge, and f is the frequency with which electrons are clocked through the device. In both of these fields of applications, it is clear that one very important characteristic of the device is the rate of errors; in particular, we are most interested in the probability that in each cycle, the device passes more than or less than the exact number of electrons desired. For example, the conventional acceptable relative bit error rate for an ultralarge scale integration (ULSI) chip is 10 −10 during an operational period of 10 years. 3 Given a typical conservative estimate for clock rate of 100 MHz, and the number of circuit elements as 100 000, this yields a limitation on the bit error rate per device of less than 10 −31 ! 3 The case where this is most limiting for SET-based logic is for "charge bits," 2 where one bit is represented by only a single electron; in this case, we require a probability of error per cycle of the charge source that is less than this number.
Clearly, a theoretical investigation of the mechanisms and values of errors will be important if SET devices are ever to be used in ULSI microelectronics. Applications of SET devices in electrical metrology are less exacting; the typical desired relative error rate is less than 10 −8 . Since there has already been a substantial amount of work, both theoretical and experimental, on errors in SET pumps used for metrology, we will devote some length in this introduction to that field. We note in advance that most of this detailed work has been on devices based on metal oxide tunnel junctions, and is thus not directly applicable to Si-based devices.
A. Metrological aplications
By far the best reported work is the result that in SET pumps made with Al/ AlO x tunnel junctions, the error when shuttling one electron forward and then back repeatedly can be as low as about 10 −8 . 4 However, because one source of errors comes from running the pump too fast, the frequency is limited to a few tens of MHz; this corresponds to a maximum current of a few picoamperes. This value of current is too small to be useful as a direct current standard; instead, NIST has pursued a capacitance standard whose basis is the measurement of the voltage across a capacitor when a counted number of electrons is placed on to a capacitor plate. 5 For a variety of reasons, it would be interesting and useful to have a current standard with a much larger value of current but still based on the fundamental charge of the electron. One possible approach to this is similar to the metal pumps and turnstiles, but using Si-based materials. There are a) two major potential advantages to this alternative with respect to the metal devices: one is that the value of the capacitance in the Si devices is typically a factor of 10 or more smaller; this increases the maximum speed of the device by the same ratio, and thus the maximum current. The second is that it may be possible to parallelize a large number of pumps together. However, a major conceptual difficulty with this approach is the long-term charge offset drift in SET devices. 6 Recently, we have shown that at least in one class of Si-based SET devices, the long-term offset drift is at least a factor of 1000 smaller, so that it would no longer pose a problem to the parallelization of a large number of SET pumps. 7 Thus, the higher speed of one Si device, and the potential of parallelization, are both motivations for the pursuit of Si-based SET charge standards [turnstiles, pumps, or charge-coupled devices (CCDs)], in the hope of making a large-value current standard.
B. Devices based on tunable barriers
Recently, we have been experimentally pursuing a variety of Si-based SET pumps, turnstiles, and CCD devices. [8] [9] [10] [11] For some of these devices, there are tunnel junctions defined by fabrication, whose resistance values are fixed; this is the typical means by which we make the pumps and turnstiles. For the CCD-type devices, the tunnel junctions have tunable resistance values. For both classes of devices, however, the barrier between lead and islands is always tuned by means of a gate which is used to deplete certain regions of the silicon channel. [8] [9] [10] This tunable barrier is a common feature of all the devices which we have pursued.
For the purpose of this paper, we define these terms as follows (see Fig. 1 ): Each of these devices has a source-drain voltage U, an island potential V isl , and gate voltages applied to form the tunnel barriers V G . A turnstile is a Coulomb blockade-based device which has a nonzero U, but a timeindependent V isl ; the resistances of the tunnel barriers are always well above the resistance quantum R Q = h / e 2 , and are modulated in time by varying V G . A pump is similar, but with U = 0, and with the addition of control of the island potential via a time-dependent V isl . A CCD is also similar to the turnstile, except that the tunnel barriers will have resistances well below R Q during the parts of the cycle when electrons are being transferred.
There has been previous experimental work on tunablebarrier devices, although not in silicon. The first work 12 demonstrated current plateaus which depended on a microwave frequency. A second publication 13 demonstrated a device with improved fabrication, leading to an error of about 10 −3 . In a similar device with an optically driven SET pump, 14 the error rate was about 10 −4 . There has also been a fair amount of previous theoretical work on tunable-barrier devices. The most relevant work 15 was intended for mechanical single-electron shuttles. It considers a master equation approach; the main results is that the contact time (when the barrier resistance is small) should be long compared to the RC time for optimum operation. The analysis in this present work fits in a similar theoretical framework. Other work includes: In one paper, the oscillating barrier gives rise to photon-assisted tunneling and sidebands. 16 However, the effect of these is suppressed in devices with a sufficiently large Coulomb blockade energy which is generally numerically true in our devices. Much of the theoretical work has been concerned with blockade in mesoscopic devices, where the phase coherence of the electron is important; this work is generally based on Ref. 17 . In our devices, the phase coherence is not important, so these effects do not manifest themselves. Finally, in an analysis of a device with two barriers that have sinusoidal modulations, 18 the authors showed that the phase where the electron tunnels is not the phase where the barrier is lowest. While interesting, this is not directly applicable to our devices, where the barriers are kept at a fixed low value for a nonzero time.
C. Statement of the problem
In this paper, we attempt to analyze in detail the error mechanisms and error rates in the various phases of operation of the turnstiles and CCDs (we leave the consideration of pumps, which are more complicated, to subsequent work), with a hope that will lead us towards schemes to optimize the performance.
In Fig. 1 , we show a generic device which will form part of the conceptual framework for this paper. The devices are typically made using silicon-on-insulator wafers, and have a silicon wire running underneath the various gates, which will both deplete to form tunnel junctions (shown) as well as invert the silicon wire (not shown). Generally, only one of , showing the potential of the island, and the activation barrier E a . For many devices, the capacitive coupling of the upper gate to the island is much larger than from the source or drain, so that V is defined by the voltage of the upper gate.
the two (or multiple) junctions is conducting at any time; thus, we show an electrical circuit with one tunnel junction having both capacitance and resistance, and the other junction being only a pure capacitor. In the bottom section of this figure, we show a generic energy diagram for the same device, with the activation barrier E a , bias voltage U, and voltage difference V between the lead and the island. As described in the caption, the island potential V can arise from either the source-drain bias voltage or from a capacitivelycoupled voltage from the upper gate, depending on the relative capacitances; usually, the upper gate capacitance dominates. For the latter case, we can see the relationship between the two voltages,
where C UG is the capacitance between the upper gate and the island, C ⌺ is the total island capacitance, U UG is the voltage on the upper gate, and N is the number of extra electrons on the island. In Fig. 2 , we show the typical time dependence for one of the two gates. During phase I, the barrier and thus the resistance of this junction is very high; this would be either the resting phase of the device, or the phase during which the other of the two barriers is active. During phases II, III, and IV, this junction is active, with the amplitude of the activation barrier being decreased substantially. For the CCD-type device, as shown in the top panel of part B, the resistance of the junction goes to a value small compared to R Q . In contrast, for the pump or turnstile as shown in the bottom panel, the resistance of the junction stays large compared to the resistance quantum when the gate voltage or activation barrier is at a minimum. Part C shows the time dependence of the number of charges: the number is indeterminate in phase III, and reaches the desired number, 1, in the last phase. Errors occur when the number in the final phase is wrong, because the wrong number became "locked in" during phase IV, as the barrier is rising.
In the remainder of this paper, we wish to analyze and calculate the various error mechanisms and their concomitant rates. Much of this work concentrates on the errors in phase IV, which we will call the "dynamical error." We analyze the dynamical error in some detail, and develop recommendations for optimizing the behavior (in particular, being able to run the device as fast as possible). The analysis in the other phases depends on simpler arguments, some of which come from previous work by others. We compile all of these errors, in order to give a list of mechanisms, error rates, and limits on operating parameters such as frequency, voltage, and temperature.
II. THEORY OF DYNAMICAL ERRORS
In this section, we will develop the formalism necessary to analyze one specific part of the barrier height cycle. This part is the raising of the barrier, denoted as phase IV in Fig.  2 ; we will call errors occurring during this part of the cycle dynamical errors. Although this section is general, some of the specific mechanisms we develop specifically for the CCD-type device, where the resistance between the island and the outside starts off much less than R Q .
Our general approach will be using a master equation; in the following few sections, we will develop the rates for various error mechanisms between the desired state and un- In phase III, with the barrier low, the number of charges on the island is indeterminate. In phase IV, as the barrier is rising, the number of charges is moving towards the energetically favored number of one. In phase I again, the number of charges is the desired number; errors occur if a number other than this is "locked in" because the barrier is raised too quickly. desired states. Following that, we will develop the master equation approach, and examine some limiting approximations.
A. Combining thermal hopping and quantum mechanical tunneling
Thermal over-the-barrier hopping and Coulomb blockade
In phase IV, the energy barrier between the island and the lead is changing from very small to large. Because of this, during this phase there can be substantial motion due to thermal excitation of carriers over the barrier.
The combination of thermal over-the-barrier hopping and quantum mechanical tunneling, in the context of the Coulomb blockade, has not been considered in detail to date. There has been one theoretical prediction that a SET transistor, for a particular set of conditions, will have a current which depends on gate voltage with thermal hopping, just as for tunneling. 19 There has also been one experiment which seemed to confirm the theory, although it did not obey all the conditions specified in the theory. 20 There has been no a priori theory developed for single charge transfer in the context of both thermal hopping and quantum mechanical tunneling. It is clear that, as the experimental development of tunable-barrier charge sources continues, the development of such a fundamental theory is becoming of greater importance.
In the absence of such a theory, we wish to develop a phenomenological approach that allows us to estimate the rate of desired and undesired (error) charge transfers in the context of both thermal hopping and tunneling. To do so, we will first estimate the resistance of a tunnel junction due to both hopping and tunneling, and then given this resistance as the single time-dependent parameter, use the standard theory of Coulomb blockade to calculate the rate of charge transfer.
Resistance R versus gate voltage V G for both thermal hopping and quantum mechanical tunneling
We must note that, in actuality, there is no linear resistance for thermal hopping, where the rate of transfers depends exponentially on the height of the barrier. This will be important in the context of SET turnstiles or CCDs, where there is a nonzero bias voltage across the junction. However, in the absence of a fundamental theory, we will use one simple way to estimate the resistance of a junction for both hopping and tunneling, following a standard linear approximation:
Here, ⑀ is the energy of the incoming electron, T͑⑀͒ is the transmission of the junction, n is the Fermi function, and N chann Ϸ wtk F 2 is the number of transverse states in the channel; w , t , k F are the width of the silicon wire, thickness of the inversion layer, and the Fermi wave vector, respectively. The simplest approximation we can make to obtain the transmission is to assume a square barrier of height E a ; then, using the WKB approximation,
where
, and m , L are the carrier mass and thickness of the barrier, respectively. Here, the first line corresponds to thermal over-the-barrier hopping, and the second line to tunneling. For an order of magnitude estimate, if we assume the mass of free electrons, L = 0.1 m, we obtain
.
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This simplifies in several limits for T and E a :
The middle line shows the temperature-dependent resistance corresponding to thermal activation, and the bottom line shows the temperature-independent tunneling resistance.
Resistance R versus gate voltage V G , Including leakage
There is clearly an upper limit to the resistance as a function of the gate voltage. This does not affect any of the numerical results in calculating the effects of the dynamical error; we include it to avoid the unphysical limit of an infinite resistance. For instance, the theory predicts that if E a is 0.1 V, R Ϸ 10 22 ⍀. This limit is clearly the leak resistance R leak , which is the maximum resistance of an electrostatically-produced tunnel junction; in Ref. 21 , the leakage resistance was estimated to be 10 20 ⍀, from measuring a leakage time of greater than 10 000 s. Thus, we obtain the gate voltage-dependent resistance of
where R is the value from Eq. (4). Now, having calculated R͑V G ͒, we can use this single time-dependent parameter to calculate the rates of motion.
B. Calculation of rates of motion
We wish to consider the error mechanism in phase IV that comes from number fluctuations on the island. In phase III and the beginning of phase IV, as seen in Fig. 2(b) , it is clear that because R is much less than R Q , the number of carriers on the island is not a good quantum number. This means that there will be an extra error mechanism which comes from the increased probability that these number fluctuations will cause an unwanted result: the number of electrons on the island will end up (after the barrier is raised) at a value other than the desired one.
In order to evaluate this increased probability, we need to obtain two results: first, we need to calculate the rates to change the number of electrons on the island by one, as a function of the time (or equivalently, of the barrier height). For example, ⌫ 01 is the rate for a change from zero electrons to one. We desire a calculation of the rates over a range of resistances R from much less than R Q to much greater than R Q . Second, we will use these time-dependent rates in a master equation to calculate the probabilities of ending up with zero, one,... electrons on the island; the sum of the probabilities of other than one electron will be the error.
Rates of motion for small and large barriers
Unfortunately, there is no simple calculation that contains the rates of motion over the range from much less than R Q to much greater than R Q . There have been nonperturbative calculations over the entire range, but these only compute the renormalized Coulomb blockade energy, 22, 23 not the rate of motion.
Thus, we wish to obtain an approximate relation for this rate which agrees in the limits of small and large resistance with the results of previous perturbative calculations. It is clear that the treatment given in this section is phenomenological; a more fundamental, a priori approach would be desired in the future. Two results which help us are as follows.
Weak tunneling ͑R ӷ R Q ͒. The "orthodox" equation for the tunneling rate is
Here, we explicitly include the Coulomb blockade by using the expression for the energy change which includes this contribution:
where C ⌺ = C 1 + C 2 , and where we have neglected stray background charge; also, the ± refers to the addition or subtraction of one electron from the island. Because of the form of the equation, the rate is exponentially suppressed for motion in the "wrong" direction (i.e., towards a higher energy state). Also, in the context of pumping electrons, it is clear that U will be set at a particular value. We will define the desired state as having one excess electron ͑N =1͒, so that often we will want U = e / C 2 ; this makes ⌬E ± most negative, and thus makes motion out of the desired state unlikely. More generally, we will restrict ͉U − e / C 2 ͉ Ͻ e /2C 2 .
Strong tunneling ͑R Ӷ R Q ͒. We are interested in the fluctuations in the charge due to the fact that N is no longer a good quantum number. We argue on physical grounds that, in this limit, the leading term for the rate of motion in and out should simply be 1 / RC; here, we are explicitly assuming that at any instant in time, the number of electrons on the island can change randomly, and that the time required to do this is simply the relaxation time RC. Thus, we conclude that in this limit the rate can be written as
We wish to obtain a function which smoothly approximates the rates in both limits of R. Using a simple exponential smoothing function with a crossover at R Q , 25 we obtain a rate for the number of fluctuations which is
Energy barrier E a versus gate voltage V G
We wish to obtain the energy barriers E a and E a Ј as portrayed in Fig. 1(c) . The parameter which is controlled in the experiment is V G , and this is the quantity we wish to use to parametrize the equations. In order to do so, we need to obtain the energy barrier E a in terms of V G . We use standard results from the silicon microelectronics field for this purpose. In particular, it is well known that in Si/ SiO 2 metal-oxide-semiconductor capacitors, the surface potential S closely follows the gate voltage V G ; 26 in fact, for a wide range of gate voltages in the direction of accumulation (larger tunneling barrier), the surface potential is approximately equal to the gate voltage for voltages small compared to the band gap ͑1.1 eV͒. Thus, we will make the simplifying approximation that E a = ͉eV G ͉ and E a Ј= ͉eV G ͉ + eV, where we have assumed that the gate voltage is measured with respect to the flatband voltage in the left lead.
Total rate of motion ⌫
Finally, having developed all of the above formalism and approximations, we can now derive the rate of motion, as a function of the gate voltage or barrier resistance. We combine Eqs. (4), (10), and (6) to obtain (for motion onto the island)
where R͑V G ͒ is given by Eqs. (4) and (6), and ⌬E by Eq. (8).
For purposes of discussion, we label the two terms in this equation as ⌫ 3 and ⌫ 4 . For motion off the island, we would replace ⌬E + by ⌬E − . The formalism developed above is clearly not an a priori theory, and development of such a fundamental theory would clearly be desirable. However, we believe that this relationship for the dynamical error rate captures the essential physics necessary to analyze this error mechanism.
Barriers for specific situations
We need to examine the activation barrier and energy change for motion onto and off of the island. In Fig. 3 , we show the potential energy diagrams for U UG = e / C UG ; here, we have now specifically considered the gate (denoted "UG," or upper gate) voltage and capacitance, because this capacitance is usually much bigger than the capacitance to the drain. This choice of the upper gate voltage makes the N = 1 state optimally preferred, which one can see by substituting in Eq. (8) . Here, we have used the result that
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We note that in this figure and in Table I , we have assumed that (1) the barrier does not change as the electron moves; (2) for N = 1, the appropriate energy barrier to use is with V as in Eq. (12) . This latter assumption means that we are suppressing consideration of dynamic effects such as the image charge 27,28 on the barrier. We note one interesting thing from this figure: when the barrier is smaller than the Coulomb blockade energy,
2 / C ⌺ , there is no stable state for N = 2 or higher. This is because the potential of the island rises above the top of the activation barrier in this case. It is not clear exactly what this means in reality; for instance, does the potential of the island truly rise by the Coulomb blockade energy when it is higher than the barrier? This is an interesting regime which, to our knowledge, has not been investigated either experimentally or theoretically. For the purposes of this paper, we will simply assume that the barrier is as drawn. Table I shows the corresponding activation barrier and energy E a and ⌬E ± , for motion between the three states we will consider ͑N =0,1,or 2͒.
We show in Figs. 4 and 5 some simple examples of the rates defined in Eq. (11) . These graphs show the resistance and the rates as a function of gate voltage when the potential U is set such that C UG U UG / e = 1; as mentioned above, this is the condition in which it is optimally favorable for one electron to tunnel onto the island due to the Coulomb blockade.
In these graphs, we have chosen the temperature so that the exponential factor in Eq. (7) is small enough such that the error rate ⌫ 3 10 is small compared to the desired rate ⌫ 3 01 . This is one example of a general feature: what we desire is that the forward rate ⌫ tot 01 is large compared to the backward or error rate ⌫ tot 10 . We are interested in the probability that the number of electrons on the island at the end of phase IV is not the correct number; what we ultimately desire is that this probability is less than some relative error rate ⑀ 0 . One way of quantifying this is to note that a minimal condition for achieving a relative error rate no larger than ⑀ 0 is that the rates for the undesired motion be at most ⑀ 0 times the rates for the desired motion. If we set ⑀ 0 =10 −8 , we can see that we need −⌬E − Ͼ 20kT, or e 2 / C ⌺ Ͼ 40kT. Note that this condition may change somewhat if we operate at a voltage other than the optimum, U = e / C 2 .
We note that the important region of change of the gate voltage is at low voltages, where the resistance is not much greater than R Q . In particular, our estimate for the rate of number fluctuations for a low barrier ⌫ 4 falls to an accept- 
As shown in the figures and discussed in the text, it is sufficient to consider only the smaller range.
ably low value in this particular simulation at about 0.0025 V. Although the exact details of how the error rate ⌫ 4 depends on V G are not known, it is clear that it will fall with some dependence as R increases.
C. Master equation
It is very clear from the foregoing that the rates, both desired and undesired, depend quite sensitively on the details of the device parameters. In addition, in general it may be difficult to discriminate via device geometry between tunneling and thermal over-the-barrier hopping. Thus, it is not possible in this work to directly calculate the dynamical error exactly from the device geometry. Instead, what we hope to do is to give insight into the general trends as well as develop the formalism, allowing calculation of optimum strategies for particular devices in the future.
General considerations
The situation we encounter is as follows: at the beginning of phase IV, the probability of finding an undesired number of electrons on the island is relatively large, either because (for the CCD-type device) the rates of forward and backward motion are the same when R Ͻ R Q , or (for the turnstile) because we are starting with a state that has N =0. As time progresses through phase IV, because the bias voltage is set to favor the state with N = 1, the probability of finding one electron on the island increases towards 1, and the probabili- 
In each case, three potentials are shown, corresponding to 0, 1, or 2 extra electrons on the island. See Table I for the corresponding activation barriers and energy changes. This figure shows the results for U = e / C 2 or U UG = e / C UG , which makes the energy changes ⌬E ± optimum for Coulomb blockade to favor the N = 1 state. ) ⌬E + is positive, corresponding to a desired tunneling event towards the desired state, conversely, the energy change for rates ⌫ 10 is negative, inhibiting motion away from the desired state. Since ⌬E + is positive and ⌬E − negative, ⌫ 3 01 is much larger than both ⌫ 3 10 and the thermal rate ⌫ otb ; the same is true of ⌫ tot 01 vs ⌫ tot 10 . Note that e 2 / C ⌺ ͉2 − C 2 U / e͉ = 0.016 eV, and thus all of the important rate changes (all of the action in this graph) occur for ͉eV ties of finding a number other than one decrease towards zero, in an approximately exponential fashion. In the rest of this section, we will specialize to the case of the CCD; the other case is similar. The first question we must ask is: how many different states should we consider? Again this is a detailed question which in general must be answered for each specific device. However, it seems reasonable for our general discussion to only consider three states, those with N =0,1,2. We will call the probabilities of finding that number of electrons on the island at any time as P 0 ͑t͒ , P 1 ͑t͒ , P 2 ͑t͒. The next question we must consider is: what are the values of these probabilities at the beginning of phases IV, time t = 0? This is also a detailed question which must be answered for each specific device; thus, we make the simplest possible approximation, which is that P 0 ͑0͒ = P 1 ͑0͒ = P 2 ͑0͒ =1/3. Finally, in the standard way for a master equation, we obtain the rate of change of these probabilities as dP 0 ͑t͒ dt = − ⌫ tot 01 P 0 ͑t͒ + ⌫ tot 10 P 1 ͑t͒,
dP 2 ͑t͒ dt = − ⌫ tot 21 P 2 ͑t͒ + ⌫ tot 12 P 1 ͑t͒.
Frequency limit-linear voltage ramp
In Fig. 6 , we show the results of the master equation for the same parameters as in Fig. 4 . Here, we assume that the gate voltage on the barrier is raised linearly in time, from 0 to 0.2 V, over two possible ramp times t ramp as indicated. These ramp times are chosen because they are in the relevant range for our devices, and also because they show the basics of the dynamical error for the parameters we have used.
In order to get this, we need to obtain the rate ⌫ 21 ; since there is no barrier for motion in this direction, we can use a standard result from the transit time in CCDs, 26 which yields
We note that the probability for an error which leaves zero electrons on the island after the gate is raised saturates Fig. 4 . The ramp is from 0 to −0.2 V, over a time of either 10 or 100 ns. Upper: Probabilities P 0 , P 1 , P 2 for the number of electrons on the island are 0, 1, or 2, respectively. The desired probability P 1 goes to approximately 1 for all conditions. The probabilities for an undesired error, P 0 and P 2 , rapidly decrease in value over the same voltage range (Ϸ0.001 to 0.003 V) for which the undesired rate ⌫ 10 falls rapidly in Fig. 4 . For a relatively slow ramp time of 100 ns, both undesired probabilities fall below our criterion. However, for a faster ramp time of 10 ns, the probabilities of having an error with zero electrons on the island after the barrier is raised saturates at a substantially larger value than our desired error rate. This is an example of the dynamical error, because the barrier has been raised so quickly that the wrong number of electrons is locked into the island. Lower: Here we plot the two probabilities for undesired outcomes, multiplied by the rates as indicated. For the three cases where the undesired probabilities fall to an acceptably low level, the ratios saturate at 1.0. However, for the ramp time of 10 ns, the ratio does not reach 1.0; this indicates the basic cause for this locking in: P 0 cannot follow the decrease in ⌫ 10 quickly enough. Parameters: same as the previous figure, with ͉V G ramp ͉ = 0.2 V.
at an undesired large value for the shorter ramp time. This is an example of the locking in of the wrong number of electrons on the island. The lower panel of Fig. 6 gives us insight into why this occurs. We consider the first line of Eq. (13), over the relevant voltage range from 0.001 to 0.003 V. In this range, the value of the probability for the desired outcome, P 1 , is close to 1, so that we can write
here, we have suppressed the subscript "tot." In the region of interest, what is occurring is that ⌫ 10 is rapidly decreasing, as the resistance rises above R Q , and thus the Coulomb blockade turns on. In turn, P 0 is attempting to follow the rapid decrease of ⌫
10
. We can see from Eq. (14) how this occurs: as ⌫ 10 decreases, the first term on the right-hand side drives P 0 down by providing a negative sum to the time derivative of P 0 . However, if ⌫ 01 decreases too quickly, because the gate voltage has been ramped too quickly, the first term cannot drive down the probability quickly enough, and so it gets locked in to a relatively large value. Thus, this equation tries to provide negative feedback, and in particular tries to maintain the sum on the right-hand side at a small value. We note this is equivalent to satisfying detailed balance:
We can see the feedback in the lower panel of Fig. 6 : for the one case (P 0 for 10 ns), where the probability of an error saturates at a relatively large value, the ratio plotted shows that this feedback fails to occur. Given the guidance from this analysis, we can also estimate in a straightforward way what the limit on the ramp time or frequency of operation will be in general. In the gate voltage region of interest, this failure occurs when ⌫ 01 P 0 ӷ⌫ 10 . Thus, we can approximate
From the first term of Eq. (11), we can see that the time dependence of ⌫ 01 ͑t͒ comes from the gate voltage dependence of the resistance R, predominately as 1 / R͑V G ͒; also, in the gate voltage region of interest, an approximation for R comes from the middle line of Eq. (5). Thus, we can write
and
where we have defined the start of the integral at the point where the resistance goes above R Q , and V G ramp is the value of V G ͑t ramp ͒, when the ramp is finished. Over this region, we want the probability of having zero electrons to be less than the acceptable error rate ⑀ 0 :
As a numerical example, if we consider the rates in Fig.  4 , with ⑀ 0 =10 −8 , we can see that at R Ϸ R Q , the desired rate ⌫ 01 is about 1 ϫ 10 12 s −1 . With T = 4 K, we thus obtain the result that the minimum ramp time or time for this phase T IV is 6 ns, for a linear ramp from 0 to 0.2 V. This is equivalent to a maximum frequency of 160 MHz (just for this phase).
Frequency limit-optimized ramp
Clearly, a simple linear ramp over the whole of phase IV is not an optimum shape for the ramp of the gate voltage. It is clear that, as discussed above, a detailed optimization of the rate needs detailed knowledge of the device parameters. However, we again wish to give some general guidance on how to optimize the ramp.
For instance, one obvious strategy is to ramp quickly for R Ͻ R * , then stop for a certain time, then ramp as fast as possible above this. Here, R * is the value of R͑t͒ where the Coulomb blockade is fully active (the corresponding V G * is Ϸ0.0025 V in Figs. 4 and 6 ). In this case, when V G is stopped at V G * , from Eq. (16) with ⌫ 01 ͑t͒ a constant, P 0 ϰ e −⌫ 01 t will fall to an acceptable value in a time of t * Ϸ ln ⑀ 0 ⌫ 01 ͑R * ͒. To get an approximate answer, we can assume that the Coulomb blockade is fully developed by the time R =10R Q . In this case, from Eq. (10), we can estimate that this waiting time is t * Ϸ͉ln ⑀ 0 ͉R * C ⌺ Ϸ 10͉ln ⑀ 0 ͉R Q C ⌺ . As an example, we show three possible optimized ramps in Fig. 7 . The red curve shows the optimum waiting voltage V G * = 0.0025 V, and demonstrates that only a very short waiting time is required to equilibrate. The black and blue curves show the deleterious effect of stopping too soon or too late, even with a much longer t * . Thus, to optimize the gate voltage ramp, we can do the following. 
D. Summary of dynamical error considerations
Generality of results. The tunneling and activation rates depend very sensitively on the device parameters. Thus, we suspect that it will not be possible in practice to simulate the rates and thus optimize device operation from considerations of the device geometry alone. Rather, we believe that empirical measurements of the electrical characteristics of one barrier must be made before any such attempts to optimize.
In contrast, the general results that we have obtained, for frequency limits, and for the optimization procedure, depend on only two quite reasonable assumptions.
(1) The Coulomb blockade turns on rapidly, as a function of t , R ,or V G , after R Ͼ R Q . (2) The Coulomb blockade depends only on the barrier resistance, independent of whether the motion is tunneling through or activation over the barrier.
Temperature limit. Just as in any other SET device, the thermal energy must be low enough to allow operation of this device. In particular, a crude rule of thumb is that we require kT Ͻ ͑1/40͒e 2 / C ⌺ to achieve a relative error less than ⑀ 0 Ϸ 10 −8 . Frequency limit. Because of the possibility of locking in the undesired state, the gate voltage cannot be ramped at an arbitrarily fast rate. Rather, we are limited to minimum ramp times as follows:
III. THEORY OF OTHER MECHANISMS
A. Leakage through other barrier
Rates
In the preceding section, we considered the situation where the gate voltage and the resistance of one barrier was varied, while the resistance of the other barrier was considered to be infinite. We now consider the "leakage" error due to the finite resistance of the second barrier, R leak . The mechanism and the magnitude of the error will depend on whether R leak is larger or smaller than R Q , and on the phase of the cycle.
We will consider both the tunneling through the single junction formed by the second barrier, as well as the cotunneling through both the barriers. As in the preceding section, for single-junction tunneling, we have
We will consider in this discussion of leakage only events that are energetically favorable in the Coulomb blockade regime, because the energy change obeys ͉⌬E͉ϷE C ӷ kT. Thus, we have for two successive single-junction events causing a net error, The difference between them is the waiting time t * and waiting gate voltage V G * . The optimum case (red) has a very short waiting time ͑0.1 ns͒, the other two have a long time ͑1 ns͒. Lower: Probability P 0 of an error. The optimum case, which stops at V G * = 0.0025 V, reaches an acceptable dynamical error probability in a very short time; as noted in the text, this is the value where the Coulomb blockade becomes fully active. The other two cases show nonoptimum possibilities. The black curve shows the effect of stopping too soon: the error rate ⌫ tot 10 is still too large, and so P 0 does not fall. The blue curve, on the other hand, has a value of V G * which is too large: at this point, the value of ⌫ tot 01 is too small to drive P 0 down to the desired level in 1 ns.
Here, R ⌺ = R͑t͒ + R leak is the total resistance of both junctions.
By definition, cotunneling can only occur when both barriers are large compared to R Q . In this case, the rate is
with R the resistance of the active barrier, and other symbols as defined previously. We note that this result is numerically only valid for small bias; its usage here is only to obtain an approximate error rate. Since for the turnstile or CCD, the voltage bias across the device is about V SD Ϸ E C ӷ kT, the last fraction is approximately 1, so
͑25͒
Phase I. In this phase, both barriers have resistances equal to R leak , so R ⌺ =2R leak . In this case, there are two possible modes for errors, given the voltage bias across the device.
(1) The electron tunnels from the left onto the island, and then tunnels to the right (favorable). (2) The electron tunnels from the island to the right lead, and then an electron tunnels from the left lead to the island (unfavorable).
Suppressing the unfavorable case for ⌫ leak , the probability that the electron (after making the first tunneling event) does not return through the same junction, and therefore produces a net error, is approximately equal to 1. To simplify consideration, we will assume that the voltage drop across both junctions for N = 0 is the same (as we did in the preceding section). The more general case has a straightforward although more complicated analysis. With a total voltage drop of V SD split equally among the two barriers,
where 1 / 2 Ͻ m Ͻ 1, depending on bias. Phases II and IV. In these phases, the active (left) barrier has a resistance much less than R leak , and which may be less than R Q (for the CCD), so R ⌺ = R leak . For R Ӷ R Q , there is no Coulomb blockade, and so there is no cotunneling; instead, there is a large single-junction rate for tunneling through the inactive barrier. In this case, error rates are
Phase III. This phase is similar to phases II and IV for the single-junction tunneling rate ⌫ leak , except that the active barrier resistance R͑t͒ is a constant, R low ; again, R ⌺ = R leak . There is no cotunneling for the CCD, since there is only one tunnel junction. With R low the value of the active barrier for the turnstile in this phase,
͓turnstile͔.
Estimates of errors
Since these errors are all independent of past history (in contrast to the dynamical errors), we do not need to consider a master equation, and thus the total error is simply
where i represents the time spent in each of the four phases. Thus, we have the total relative error in one cycle of the turnstile or CCD as
R͑t͒ ͬ ͓turnstile͔,
R͑t͒ ͬ ͓CCD͔.
͑30͒
Here, we have defined
, T IV as the time spent in phases I, II, III, and IV; we also define
We can make some immediate simplifications: Because R leak is so large, the term for phase I in the cotunneling error is so small that we can neglect it (here, we assume that the time spent in phase I, T I , is not much much longer than the time in the other phases). Also, there is less than a factor of 2 difference between ͉E C / m͉ / e and V SD , so we set them equal. In that case, by noting that R Q = h / e 2 , we obtain
We note that, for the turnstile, R͑t͒ ജ R Q , and for the CCD, R͑t͒ ജ R Q / 20; because of this, in both cases, the extra prefactor of 1 / 6 2 means that the cotunneling error is smaller, so that the leakage error dominates. Thus, we obtain, noting that it is also approximately true that ͉E C / m͉ / e Ϸ V SD Ϸ e / C UG Ϸ e / C ⌺ , that both devices have the same final estimate:
We note that these final results are appealing in their simplicity: the error is essentially a fraction of the cycle time divided by the RC time for the device. We note that the errors in Eq. (32) can be considered as limits on frequency, but also as limits on temperature, because R leak may be thermally activated. However, this limit is easily neglected, because it is likely that we can always increase the terminal value of V G and thus increase the activation barrier, and so increase the value of R leak at any given temperature.
B. Frequency errors
This error results from not waiting long enough for electrons to tunnel, very similar to the metal pumps. 30 Since we separately considered the master equation in phase IV, it is not necessary to separately consider frequency errors in this phase. Also, such errors are unimportant in phases I and II. In phase III, the frequency error in the CCD device is negligibly small, because the resistance is so low. Finally, we can estimate the error in the turnstile in phase III as
C. Heating errors
This error is more complicated to calculate, because it requires knowledge of the cooling mechanism of the electrons in the device; these mechanisms are not well known at low temperatures.
In general, the low-temperature electron-phonon cooling power has been better studied in metals than in semiconductors. To get an estimate of the effect we follow the general procedure in Niu et al., 31 which we outline in the following: for a cycle frequency f =1/T cycle , the power input to the central island is approximately P in = fE C = fe 2 /2C ⌺ . In general, the cooling power due to the electron-phonon coupling is B͑T e 5 − T L 5 ͒, where T e and T L are the electron and lattice temperatures, respectively; B is a constant. For the twodimensional electron gas in a GaAs/ AlGaAs heterostructure, the cooling power is estimated as A͑T e 5 − T L 5 ͒, where A is the area, and =30 fW/K 5 / m 2 . Since the temperature rise depends only weakly on the empirical parameter as T e ϰ 1/5 , we believe it is reasonable to use this result for a Si quantum dot.
Setting the incoming power equal to the cooling power, we can obtain the rise in the electron temperature over the lattice temperature. Using an area of ͑0.08 m͒ 2 , and with a total capacitance of 10 aF, we obtain T e = 0.09f 1/5 , with T e in units of K, and f in Hz. Using the criterion developed earlier for the maximum temperature to avoid thermal errors, kT Ͻ 1/20E C , we obtain an estimate of the maximum frequency as f max = 200 MHz.
We may also ask the question: What is the effect on the error rate for frequencies higher than this? As we saw above, the relative error grows with temperature as ⑀ therm ϰ e −E C /kT . Thus, if we use a frequency higher than the maximum, we get a relative error which is approximately ⑀ heat = e −20͑f max /f͒ 1/5 . ͑34͒
IV. CONCLUSIONS
We refer to Table II , which summarizes most of the results in this paper. In this table, we list the various parameters which are important to reach a desired low relative 
Ͻ200
MHz Ͻ400 MHz error ⑀ 0 . For each parameter, we show the effect on the error ⑀, as well as the formula for the limit of the parameter, plus numerical values for two possible desired relative error levels. We note that in general the limits on the parameters are all reasonable; we must of course acknowledge, as described in the foregoing, that the rates for the dynamical error depend very sensitively on the device parameters, and so the values shown for that error mechanism are only approximate estimates. The limit which appears to be most problematic is the minimum time spent in phase IV, for the nonoptimized case. This does not concern us overmuch, for two reasons: one is that this limit can probably be moderately reduced by reducing the temperature, and the second is that it may be possible to substantially reduce it by the optimization procedure outlined above.
Much of this paper has been devoted to trying to understand and calculate the dynamical error mechanism. This mechanism is intimately bound up with the interesting question of how the Coulomb blockade is formed, and in particular how electrons split themselves up as a barrier is formed. We have opted to take the simplest phenomenological approach to trying to understand this question; we believe there may be substantial interesting experiments to be done in this realm, and we invite more fundamental theoretical considerations for this dynamical error.
Another interesting question which is raised herein is that of the interplay between thermal over-the-barrier hopping and Coulomb blockade. As mentioned above, there is one theoretical treatment of this, for the SET transistor. 19 However, we know of no such treatment for the control of single-electron motion, and we believe there is room for fruitful analysis in this regime of low, thick tunnel barriers.
Finally, having listed the formulas for and values of the various error mechanisms, we can generally comment on the feasibility of Si-based electron current standards. It is evident from Table II that the putative error mechanisms can in general be controlled at an acceptable level for electrical metrology. Given that, there are substantial advantages to the Si-based devices compared to the metal-based ones that make it desirable to pursue this alternative route towards a high-value current standard. These advantages include the tunable junction resistance, which allows us to avoid the cotunneling error which forces the choice of using many (seven, e.g.) tunnel junctions in the metal pumps. 4, 30, 32, 33 Also, the Si-based devices inherently have a capacitance which is smaller by about an order of magnitude, allowing them to run significantly faster compared to the frequency error. In addition, this smaller capacitance affords the capability of running the devices at a much higher temperature [in the metal devices, the maximum temperature is about 0.1 K (Ref. 4) ]. Finally, the lack of the charge offset drift in at least one class of Si-based SET devices 7 affords the potential of parallelizing a large number of turnstiles or CCDs to achieve a very large current.
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